Ӣΰ´ïÏÖÕÐASICÇ°¶ËʵϰÉú~~ ÈçÐèÄÚÍÆ£¬Çë·¢ËÍÖÐÓ¢ÎļòÀúÖÁ£º Óοͣ¬Èç¹ûÄúÒª²é¿´±¾ÌûÒþ²ØÄÚÈÝÇë»Ø¸´ Óʼþ±êÌâ¼°¼òÀúÃû³Æ¸ñʽ£ºÓ¦Æ¸Ö°Î»-ÐÕÃû-ѧУ-±Ïҵʱ¼ä-ʵϰÖÜÆÚ-ÿÖÜʵϰÌìÊý **********************************************************88 Job Description/Qualifications: RESPONSIBILITIES: - RTL design, verification, synthesis for various low power control logic in GPU/Tegra chips. - Develop and maintain verification environment at both full chip & unit level - Code/functional coverage analysis - Responsible for running both RTL & gate level simulation - Develop testing and regression methodologies - Develop/maintain/enhance environment tools/scripts/makefiles MINIMUM REQUIREMENTS: - In school student, for master or doctor degree in ASIC design or verification - Basic Knowledge for Verilog - Basic Knowledge for C/C++, Makefile - Basic knowledge on DFT (SCAN / JTAG) - Basic programming skills or scripting language: TCL, Perl, - Have at least 3 available working days for every week in the future 6+ months. |
[ÕÐƸ|ʵϰ¡¤È«Ö°¡¤ÄÚÍÆ] ¡¾ÊµÏ°¡¿Ó¢Î°´ï£¨ÉϺ££©ASIC Design ʵϰÉú
antty
¡¤ ·¢²¼ÓÚ 2013-12-18 20:57
¡¤ 1574 ´ÎÔĶÁ
תÔØÎÄÕÂʱÎñ±Ø×¢Ã÷Ô×÷Õß¼°ÔʼÁ´½Ó£¬²¢×¢Ã÷¡¸·¢±íÓÚ ÈíÔºÍø RuanYuan.Net ¡¹£¬²¢²»µÃ¶Ô×÷Æ·½øÐÐÐ޸ġ£
Íò¶ñƻظ´ |
antty ·¢±íÓÚ 2013-12-20 11:20 ËѸÁ~~~ÔÀ´´ó¼Ò¶¼ÊÇÒ»ÑùµÄ¡£¡£¡£¡£¡£ |
¶¥¶¥¶¥¶¥¶© |
ллÌṩµÄÐÅÏ¢ |
ASICÇ°¶ËÉè¼Æ£¬ºÜºÃ°¡¡£¡£¡£¡£Ð¾Æ¬×¨ÒµµÄѧ³¤Ñ§½ãÃÇÓÐÈ¥ºÏ·ÊASICÖÐÐĵÄô£¬ÇóÐÅÏ¢£¬½ñÄêµÄоƬרҵºÃÏñÒª¶¨ÏòÈ¥ºÏ·ÊASICÖÐÐÄʵϰÁË |